



COPY OF PAPER
ORIGINALLY FILED

GP 2826
H/10/I.D.S
9/24/02
Shm th

IN THE UNITED STATES
PATENT AND TRADEMARK OFFICE

I hereby certify that this correspondence is
being deposited with the United States Postal
Service as first class mail in an envelope
addressed to: Commissioner of Patents and
Trademarks Washington, D.C. 20231 on
8-29-02

Inventor(s): Chyan

Case: 15-6-9

Serial No.: 09/648164 ✓

Filing Date: August 25, 2000 ✓

Examiner: Dickey

Group Art Unit: 2826

Title: Architecture For Circuit Connection Of A Vertical Transistor

MARY CARTER
Printed name of person mailing paper or fee
Mary K. Carter
Signature of person mailing paper or fee

ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D. C. 20231

SIR:

INFORMATION DISCLOSURE STATEMENT
CERTIFICATION UNDER 37 CFR 1.97

Attached is a list of documents on form PTO-1449. It is requested that the examiner consider these documents and officially make them of record in accordance with the provisions of 37 CFR 1.97.

I certify that each item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application. Copies of the listed documents are enclosed together with the search report that listed these documents.

In the event of any non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit Agere Systems Inc. Deposit Account No. 50-1735 as required to correct the error. Duplicate copies of this letter are enclosed.

Respectfully,

By Ferdinand M. Romano
Ferdinand M. Romano
Reg. No. 32,752

Date: 8-29-02

Att.

Information Disclosure Statement with attachment(s)

RECEIVED
SEP 12 2002
TECHNOLOGY CENTER 2800